					1			
USN	1						1	
CDI		 <u> </u>		L		L	L	
		 						-

First/Second Semester B.E. Degree Examination, Dec.2017/Jan.2018 **Basic Electronics** Max. Marks: 100

Time: 3 hrs. Note: Answer any FIVE full questions, selecting atleast TWO questions from each part.

D	A	D	Т	A
	Δ.	ĸ		 \rightarrow

			PARI - A	$\mathbf{r} = \frac{1}{2} \left(\frac{1}{2} \right)$	
		Choose the correct answers for the fo	llowing:		(04 Marks)
1	a.	torminals and	junctions		
			B) 1, 1		
		A) 2, 2	D) 1 2		
		C) 2, 1 ii) The line connecting I_F and V_F on	the diode forward cl	naracteristics is called a	sline
		ii) The line connecting is and ve on	B) For	ward	
		A) Power	D) DC	Hoad	
		C) AC load iii) The intersection of the diode forward.	1 -leave eteristics	and the DC load line is	called as
		iii) The intersection of the diode for	ward characteristics a B) Q F	Point	
		A) P Point	יאילם	0	
		C) R Point	(D) S F	Omt	
		iv) A filter connected to a rectifier o	utput removes		
		A) Ripple	DIAN	tenuation	
			D) Un	wanted frequency	avalain the
	h	C) Noise Draw a Labelled circuit diagram of	of a half wave rect	itier with C filler and	(09 Marks)
	b.				(00 Marks)
		associate waveforms. Design Zener diode voltage regulato	r to meet the followi	ng specifications:	
	c.	Unregulated DC input voltage Vi	8V to 12V		
		Unregulated DC input voltage Vi	: 5V		
		Regulated DC output voltage V ₀			
		Minimum Zener current Izmin	: 5mA		
		Maximum Zener current Izmax	: 80mA		(08 Marks
		Load current I _L	: 0 t 20mA.		(00 1111110
					(04 Marks
2	a.	Choose the correct answers for the	following:		(
	u.	i) β_{DC} of a transistor is given by			
			B) $\frac{1}{I'}$		
		$A)\frac{I_{\mathbf{B}}}{I_{\mathbf{C}}}$	I (F	
		¹C (S)	Ĭ	**	
		C) $\frac{I_C}{I_B}$	D) $\frac{I}{I}$		
		$\overline{I_B}$	l	C . (7	X.7
		Emitter output c	haracteristics wavefo	orm is plotted as	Vs
			B) V	$I_{ m BE}$, $I_{ m C}$	
		A) VCE, IC	D) V	$I_{\rm BE}$, $I_{\rm E}$	
		C) V_{CE} , I_E iii) The DC loadline drawn on the	CE output character	istics has a slope of	
		iii) The DC loadine drawn on the	B) -	-RC	
		A) 1/RC	12)	1/ P a	90.5
		C) R _C iv) For the normal operation of	a transistor Rase-F	Emitter junction is	biased at
		iv) For the normal operation of	a transistor, base -	J	
		collector—base junction is	Ulascu	FB, RB	
		A) FB, FB	ני(ם	DR RR	
		C) RB, FB	D)	n, hase configuration	and explain
		Draw the circuit diagram of a PNI	e transistor in comm	UII -Dasc configuration	(08 Marl
					(04 Mar
			or with $I_C = 2.5 \text{mA}$ a	and $I_E = 2.55$ mA.	
			cutoff and saturatio	n regions in a transistor	. (U4 VIATI
		d. Explain the significance of active,	1 of 4		

3	a.	Choose	the	correct	answers	for	the	following	
---	----	--------	-----	---------	---------	-----	-----	-----------	--

(64 Marks

(08 Marks)

- i) Biasing a transistor means
 - A) Applying heat

B) Discharging

C) Displacing

- D) Applying Voltages
- ii) A transistor in CE configuration having collector current zero has V_{CE} as
 - A) $\frac{V_{CC}}{R_C + R_E}$

C) V_{CC}

- iii) The biasing circuit which gives most stable operating point is
 - A) Base bias


B) Voltage -divider

C) Collector-base

- D) Emitter
- iv) The stability factor $S = 1 + \beta_{DC}$ applies to _
- biasing B) Voltage-divider

A) Base C) Collector-base

- D) Emitter.
- b. Sketch the circuit of voltage divider bias and discuss its approximate analysis.
- c. A collector-to-base bias circuit shown in Fig.Q3(c) has V_{CC} = 15V, R_C = 1.8k Ω , R_B = 39k Ω $\beta_{DC}=50$ and $V_{BE}=0.7V.$ Determine the I_C and V_{CE} levels. Draw the DC load line and locate the Q point. (08 Marks)



Choose the correct answers for the following:

(04 Marks)

- i) An SCR is a ____ with a gate
 - A) Oscillator

B) Rectifier

C) Regulator

- D) Clipper
- ii) Over voltage protection circuit in an SCR is called as
 - A) Hen bar

B) Bird bar

C) Sparrow bar

D) Craw bar

- iii) An UJT has ___ bases
 - A) Two

B) Three

C) Zero

- D) One
- iv) Pinch-off voltage is normally associated with
 - A) Diode

B) UJT

C) JFET

- D) SCR.
- b. Draw a circuit diagram for UJT and sketch and explain the V-I characteristics mentioning different regions. c. Explain the structure and operation of an n-channel JFET.
 - (08 Marks) (04 Marks)
- d. Draw the forward characteristics of an SCR with suitable labeling. Describe the characteristics curves. (04 Marks)

PART – B

	LVIKI	~~	
			(04 Marks)
a. Choose the correct an	iswers for the following : lifier with gain $A_{ m Vl}$ and $A_{ m Vl}$	for Stage-1 and Stage	-2, the overall gain A _V is
i) For a 2-stage amp	lifier with gain A_{V_1} and A_{V_2}	2 101 Stage 1 and 2 8	
A) $A_{V1} \times A_{V2}$		B) $A_{V1} + A_{V2}$	
C) $A_{V1} - A_{V2}$		D) A_{V1}/A_{V2}	
ii) A oscillator requ	ires input as); N
	NO IMP	B) No input	
A) DC input		D) Any input	
C) AC input) /		illations
iii) Hartley and Colp	oitts oscillator usec	sircult to generate ose	
A) Bucket		B) rap	
		D) Tank	/
C) Drum	foscillation for a colpitts	oscillator is given by	$1/(2\pi\sqrt{LC})$ where C is
iv) The frequency o	1 OSCINATION TO a corputa	- 0	
A) $C_1 C_2$		B) $C_1 + C_2$	
,	,	B) $C_1 + C_2$ D) $\frac{C_1 + C_2}{C_1 C_2}$.	
C) $\frac{C_1 C_2}{C_1 + C_2}$		D) $\frac{1}{C_1 C_2}$.	
$C_1 + C_2$			liftor and
	jagram of a single stage	common emitter R	C coupled amplifier and output waveforms.
b. Draw the circuit d	iagram of a single stage aponent in the circuit, men	itioning the input and	output wavelorms. (08 Marks)
explain various con	iponent in the		v of oscillation is 40KHz.
c. Find the values of I	and C for a colpitts osci	llator whose frequenc	y of oscillation is 40KHz. (04 Marks)
c. Find the values of I	$C_1 = C_2$. Find C_1 and C_2 .	and mar	ation any two reasons for
d. State Barkhasen cr	iteria used for sustained	Oscillations and me	ntion any two reasons for (04 Marks)
using –ve feedback	•		
3 3			•
	C. A. C. Harring		(04 Marks)
a. Choose the correct	t answers for the following	š •	
i) An Op-Amp h	as input terminals	B) Two	
A) One		D) Four	
C) Three	amp has input resistance a	nd output resistance a	is in the second
ii) An ideal Op-A	imp has input resistance a	B) O and ∞	
A) ∞ and O	Political Communication (Communication Communication Commu	D) ∞ and ∞	
C) O and O	CD consists of	,	
iii) Deflection sys	stem in a CR ₀ consists of	B) Vertical	
A) Horizon	al	D) horizontal	and Vertical Control
C) Diagona	$\mathbf{R}_{\ell} = \mathbf{R}_{\ell}$	$1k\Omega$, $R_f = 10 k\Omega$. The	ne output voltage is if
iv) In an Op-Am	p inverting amplifier Re	1100, 14	
the input vo	oltage is 2V	B) 12V	
A)-10V		D) 8V.	
			an output voltage given by
h Design an inver	ting adder circuit using	Op-Amp to obtain	an output voltage given by voltages. Assume $R_f = 10k\Omega$.
$V_{-} = 200 \text{ eV}_{+} + 0$	$0.5V_2 + 2.0V_3$] where V_1 ,	V_2 , V_3 are the input V_3	voltages. Assume $R_f = 10k\Omega$. (06 Marks)
$\mathbf{v}_0 - \mathbf{z}_{[0.1]}\mathbf{v}_1 + \mathbf{v}_1$		1 - mad as a d	lifferentiator. (06 Marks)
c. With a neat diag	ram explain how an Op-A	mp can be used as a c	(04 Marks)
d. List out any Fou	r ideal characteristics of O	p-Amp.	•
u. Dist out			

′	а	. Choose the correct answers for the	e following:	(04 Marks)
		i) In a superheterodyne receiver	the output of the mixer is always	·
		A) 455 KHz	B) 1055 KHz	
		C) 955 KHz	D) 544 KHz	Š.
		ii) 2's complement of 10101 is		
		A) 00011	B) 01010	
		C) 01011	D) 10100	
		iii) $(001001101)_2 = (\underline{})_{16}$		
		A) (113) ₁₆	B) (261) ₁₆	
		C) (4D0) ₁₆	D) (04D) ₁₆	
		iv) The maximum power in an AN	A system is	
		A) P_C	B) 1.5P _C	
		C) 0.5P _C	D) 0.99P _C	
	b.	Draw the block diagram of a supe	erheterodyne AM receiver. Explain the fun	ction of analy
		block mentioning the waveforms at	t the outputs of each block	(08 Marks)
	c.	Convert $(110101)_2 = ()_{10} = ()$	$0_{16} = ()_{8} = ()_{BCD}$	(04 Marks)
	d.	Simplify the following expression a	and implement using N and gates only:	(04 Marks)
		$F = ZY + \overline{Z} + XYZ$.		(04 M = 1)
				(04 Marks)
8	a.	Choose the correct answers for the	following:	(04 Marks)
		i) When Demorgan's theorem app	olied to $\overrightarrow{A \cdot B}$, we get	(or marks)
			<u> </u>	
		A) A · B	B) A + B	
		C) A	D) ₂ B	
		ii) $Y = AB + \overline{A} \overline{B}$ is a Boolean exp	pression forgate	
		A) OR	B) NOR	
		C) E XOR	D) E XNOR	
		iii) Universal gates are		
		A) AND, NAND	B) OR, NOR	
		C) NOR, NAND	D) AND, OR	
		iv) $A + AB =$		
		A) $A + B$	B) B	
		C) A	D) \overline{A} B	
	b.	With a neat diagram, explain the	working principle of a parallel binary ad	der Give a
		numerical example.		(08 Marks)
	c.	Realize $Y = \overline{A}B + A\overline{B}$ using NANI	D gates only after simplification	(04 Marks)
	d.	Realize $Y = \overline{A} B + A \overline{B}$ using NOR	gates only after simplification	
		- Lang Hor	Bares only after sumplification.	(04 Marks)

* * * * *